

M5M467405J,TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT (1677216-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 1677216-word by 4-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M467405XX-5	50	13	25	13	84	340
M5M467405XX-6	60	15	30	15	104	300
M5M467405XX-7	70	20	35	20	124	250

XX=J,TP

- Standard 34 pin SOJ, 34 pin TSOP
- Single 3.3 ± 0.3V supply
- Low stand-by power dissipation
1.8mW (Max) LVC MOS input level
- Low operating power dissipation
M5M467405xx-5 414.0mW (Max)
M5M467405xx-6 378.0mW (Max)
M5M467405xx-7 324.0mW (Max)
- Hyper-page mode, Read-modify-write, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode, OE and W to control output buffer impedance
- All inputs, output LVTTTL compatible and low capacitance
- 4096 refresh cycles every 64ms



APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN DESCRIPTION

Pin Name	Function
A0-A12	Address Inputs
DQ0-DQ3	Data Inputs / Outputs
RAS	Row Address Strobe Input
CAS	Column Address Strobe Input
\overline{W}	Write Control Input
\overline{OE}	Output Enable Input
Vcc	Power Supply (+3.3V)
Vss	Ground (0V)
NC	No Connection

PIN CONFIGURATION (TOP VIEW)



M5M467405J, TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT (16777216-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION


The M5M467405J, TP provide, in addition to normal read, write, and read-modify-write operations, a number of

other functions, e.g., hyper page mode, $\overline{\text{CAS}}$ before RAS refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CAS	$\overline{\text{W}}$	$\overline{\text{OE}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	NO	Hyper page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	NO	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	NO	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	NO	
Hidden refresh	ACT	ACT	DNC	ACT	DNC	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open



M5M467405J,TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT (16777216-WORD BY 4-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-0.5 ~ 4.6	V
V _I	Input voltage		-0.5 ~ V _{CC} +0.5	V
V _O	Output voltage		-0.5 ~ V _{CC} +0.5	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	3.0	3.3	3.6	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.0		V _{CC} +0.3	V
V _{IL}	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a=0 ~ 70°C, V_{CC}=3.3±0.3V, V_{SS}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-2mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} =2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ V _{CC}	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ V _{CC} +0.3V, Other inputs pins=0V	-10		10	μA
I _{CC1} (AV)	Average supply current from V _{CC} operating (Note 3,4,5)	M5M467405-5	R _{AS} , CAS cycling			mA
		M5M467405-6	t _{RC} =t _{WC} =min. output open			
		M5M467405-7				
I _{CC2}	Supply current from V _{CC} , stand-by	R _{AS} = CAS = V _{IH} , output open			1	mA
		R _{AS} = CAS ≥ V _{CC} -0.2, output open			0.5	
I _{CC4} (AV)	Average supply current from V _{CC} Hyper-Page-Mode (Note 3,4,5)	M5M467405-5	R _{AS} =V _{IL} , CAS cycling			mA
		M5M467405-6	t _{PC} =min. output open			
		M5M467405-7				
I _{CC6} (AV)	Average supply current from V _{CC} CAS before R _{AS} refresh mode (Note 3)	M5M467405-5	CAS before R _{AS} refresh cycling			mA
		M5M467405-6	t _{RC} =min. output open			
		M5M467405-7				

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1}(AV), I_{CC4}(AV) and I_{CC6}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while R_{AS}=V_{IL} and CAS=V_{IH}.

CAPACITANCE (T_a=0 ~ 70°C, V_{CC}=3.3±0.3V, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I (A)	Input capacitance, address inputs	V _I =V _{SS} f=1MHz V _I =25mVrms			5	pF
C _I (OE)	Input capacitance, OE input				7	pF
C _I (W)	Input capacitance, write control input				7	pF
C _I (R _{AS})	Input capacitance, R _{AS} input				7	pF
C _I (CAS)	Input capacitance, CAS input				7	pF
C _{I/O}	Input/Output capacitance, data ports				7	pF

M5M467405J,TP -5,-6,-7

HYPER PAGE MODE 67108864-BIT (16777216-WORD BY 4-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=3.3±0.3V, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit
		M5M467405-5		M5M467405-6		M5M467405-7		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 7,8)		13		15		20	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 7,9)		50		60		70	ns
tAA	Column address access time (Note 7,10)		25		30		35	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7,11)		30		35		40	ns
tOEA	Access time from $\overline{\text{OE}}$ (Note 7)		13		15		20	ns
tOHC	Output hold time from $\overline{\text{CAS}}$	5		5		5		ns
tOHR	Output hold time from $\overline{\text{RAS}}$ (Note 13)	5		5		5		ns
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 7)	5		5		5		ns
tOEZ	Output disable time after $\overline{\text{OE}}$ high (Note 12)		13		15		20	ns
tWEZ	Output disable time after $\overline{\text{WE}}$ high (Note 12)		13		15		20	ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 12,13)		13		15		20	ns
tREZ	Output disable time after $\overline{\text{RAS}}$ high (Note 12,13)		13		15		20	ns

Note 6: An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh).

Note the $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles are required after prolonged periods (greater than 64 ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 1TTL loads and 50pF, $\text{VOH}=2.4\text{V}(\text{IOH}=-2\text{mA})$ and $\text{VOL}=0.4\text{V}(\text{IOL}=-2\text{mA})$. The reference levels for measuring of output signals are 2.0V(VOH) and 0.8V(VOL).

8: Assumes that $\text{trCD} \geq \text{trCD}(\text{max})$ and $\text{tASC} \geq \text{tASC}(\text{max})$ and $\text{tCP} \geq \text{tCP}(\text{max})$.

9: Assumes that $\text{trCD} \leq \text{trCD}(\text{max})$ and $\text{trAD} \leq \text{trAD}(\text{max})$. If trCD or trAD is greater than the maximum recommended value shown in this table, trAC will increase by amount that trCD exceeds the value shown.

10: Assumes that $\text{trAD} \geq \text{trAD}(\text{max})$ and $\text{tASC} \leq \text{tASC}(\text{max})$.

11: Assumes that $\text{tCP} \leq \text{tCP}(\text{max})$ and $\text{tASC} \geq \text{tASC}(\text{max})$.

12: $\text{tOEZ}(\text{max})$, $\text{tWEZ}(\text{max})$, $\text{tOFF}(\text{max})$ and $\text{tREZ}(\text{max})$ defines the time at which the output achieves the high impedance state ($\text{Iout} \leq \pm 10 \mu\text{A}$) and is not reference to $\text{VOH}(\text{min})$ or $\text{VOL}(\text{max})$.

13: Output is disabled after both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ go to high.